VHDL Verification Course
Verification is an important part of any ASIC design cycle. It's important that complex designs are simulated fully before prototypes are built, as it's difficult to find bugs in silicon and going through additional layout cycles is costly and time consuming
www.ewalkins.com
No comments:
Post a Comment